TBNM - Transistor-Level Boundary Model for Fast Gate-Level Noise Analysis of Macro Blocks

No Thumbnail Available
Authors
Zejda, Jindrich
Ding, Li
Issue Date
2006-01-01
Type
Language
Keywords
Research Projects
Organizational Units
Journal Issue
Alternative Title
Abstract
Description
Full Citation
Publisher
Terms of Use
Journal
Volume
Issue
URI
http://archive.tw.rpi.edu/instances/TBNM_-2D_Transistor-2DLevel_Boundary_Model_for_Fast_Gate-2DLevel_Noise_Analysis_of_Macro_Blocks
 https://hdl.handle.net/20.500.13015/4749
PubMed ID
DOI
ISSN
EISSN
Collections
Tetherless World Publications